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Abstract: We report on the experimental study made on a successive prototype of High-Voltage
Complementary Metal-Oxide-Semiconductor ATLASPix2 sensor for the tracking detector appli-
cation, developed with 180 nm feature size. These sensors are to qualify mainly the peripheral
data processing blocks (e.g. Command Decoder, Trigger Buffer, etc.). Over a decade, the mono-
lithic pixelated sensors for a foreseen application to the ATLAS High-Luminosity LHC upgrade
are being investigated as a viable option and a significant R&D progress made. It is a smaller
version of 24 × 36 pixelated sensor in comparison to the earlier generation of ATLASPix1 fabri-
cated in both ams AG, Austria, and TSI Semiconductors, USA. While ams produced ATLASPix2
showed breakdown voltage ∼50 V in nonirradiated condition as it was seen on its predecessors
ATLASpix1, TSI produced prototypes reported breakdown voltage greater than 100 V. The chosen
wafer of MCz 20 Ω · cm P-type substrate resistivity can deplete a few tenths of µm, where the
process-driven surface damage can have a greater impact on device operating conditions before
and after irradiation. In an aim to understand device intrinsic performance at the irradiated case,
a dedicated neutron irradiation campaign has been made at Jožef Stefan Institute in Slovenia for
different fluences. Characterizations have been performed at different temperatures after irradiation
to analyze the leakage current and breakdown voltage before and after irradiation. TSI prototypes
showed a breakdown voltage decrease (∼90V) due to impact ionization and enhanced effective
doping concentration. Results demonstrated for the neutron-irradiated devices up to the fluence of
2 × 1015 neq/cm2 can still safely be operated at a voltage high enough to allow for high efficiency.
Accelerated annealing steps were also made on selective irradiated ATLASPix2 samples, equivalent
to more than two years of room-temperature annealing (at 20 ◦C), and they showed the reassuring
expected breakdown voltage increase and damage constant rate α∗ (geometry dependent) decrease,
driven by the beneficial annealing.
Keywords: Radiation-hard detectors; Solid state detectors; Detector design and construction
technologies and materials; Radiation damage to detector materials (solid state).
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1 Introduction
The ATLAS experiment will perform a major detector upgrade for the High-Luminosity LHC (HL-
LHC), where protons will collide at a center of mass energy of
√
s =14 TeV and the instantaneous
luminosity will reach L = 7.5 × 1034 cm−2 s−1. The new ATLAS Inner Tracker (ITk) will be an
all-silicon tracker composed of pixel detectors in the innermost layers and of silicon micro-strip
modules at outer radii. ITk will provide excellent tracking capabilities in a very dense particle
environment with up to ∼ 200 inelastic proton-proton collisions per bunch-crossing [1]. The pixel
detectors for ITk will need to withstand an extreme radiation environment, with expected fluences
ranging from ∼ 1015 neq/cm2 at the outermost pixel layer (R ∼ 290mm) up to ∼ 1016 neq/cm2 at the
innermost radius (R ∼39mm), including a safety factor of 1.5 [2]. High-Voltage Complementary
Metal-Oxide-Semiconductor (HV-CMOS) sensors have been considered as a viable option for the
outermost pixel layer because this technology offers interesting features such as high-granularity,
low-power consumption, low system-level cost and high radiation tolerance. In this context, we
have developed the ATLASPix2 chip, a fully monolithic HV-CMOS chip produced in 180 nm at
two different foundries, ams AG [3] and TSI Semiconductors [4]. Both productions were received
at the last quarter of 2018, and some chips were subsequently irradiated with neutrons in march
2019 to fluences up to 2 × 1015 neq/cm2.
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In this paper, we report on the electrical characteristics of both non-irradiated and irradiated
ATLASPix2 prototype chips. The paper is organized as follows. In section 2 the ATLASPix2 chip
is introduced. The small design differences between the ams AG and the TSI samples are described.
The neutron irradiation campaign performed at the Jožef Stefan Institute (JSI) TRIGA reactor is
explained in section 3. Then the experimental setup used for the electrical characterization of the
samples is described in section 4. Electrical results obtained before and after neutron irradiation are
shown in section 5. Results on a systematic accelerated annealing study are also presented. Finally,
conclusions are given in section 6.
2 The ATLASPix2 HV-CMOS monolithic chip
The ATLASPix2 is a fully monolithic 180 nm HV-CMOS chip. Its design is similar to that of its
predecessor, theATLASPix1 chip [5, 6], withmain differences being a smaller pixelmatrix of 24×36
pixels, several improved peripheral blocks (e.g. command decoder) and a single triggered readout
scheme. Figure 1 shows the top layout and the schematic cross-section of a single ATLASPix2
pixel. The pixel active area is ∼ 110 × 45 µm2. A deep N−-well acts both as the charge collection
electrode and as the substrate for PMOS transistors. Shallow N+ and P+-wells, embedded in the
deep N−-well, hold the analog electronics (charge amplifier and discriminator). A High-Voltage
P+-implant placed outside the deepN−-well is used to deplete the P-Substrate. The distance between
the N−-well and the P+-implant has been carefully chosen using numerical TCAD simulations to
achieve a breakdown greater than 120V for non-irradiated devices [6]. The ATLASPix2 holds a
single P+-implant guard-ring around the pixel matrix. The dicing edge to the guard-ring has been
kept larger than 50 µm.
ATLASPix2 prototype chips have been fabricated at two different foundries, ams AG [3]
and TSI Semiconductors [4]. Both batches were produced with P-type silicon substrate from the
ingot TOPSIL [7]. In both cases, the wafers were of Magnetic Czochralski (MCz) 〈100〉 crystal
orientation, 200mm in diameter and standard substrate resistivity of 10-20 Ω · cm. No higher
substrate resistivity has been explored. Figure 2 shows the micrograph of the two ATLASPix2
prototype chips. The diced reticle of the TSI prototype is slightly larger in size (∼ 4.0 × 5.5mm2)
in comparison to the ams one (∼ 3.75 × 4.5mm2). The 180 nm HV-CMOS process from TSI
allows for one additional metal-layer in comparison to the ams technology, and therefore a few
additional signal-pads for testing purposes have been integrated in the TSI chip. No differences
in the electrical characteristics of the chips produced from the two foundries are expected from
the inclusion of these additional test pads. After production, the wafers from ams AG (TSI) were
thinned down to 220 ± 10 µm (254 ± 10 µm) by a Dicing Before Grinding (DBG) process.
3 Irradiation
Several ATLASPix2 chips (viz. Table 1) have been irradiated at the Jožef Stefan Institute (JSI)
Neutron Irradiation facility at the 250 kW TRIGA Mark II reactor [8]. In terms of neutron spectra
and total flux values, the JSI TRIGA reactor has become a reference center for neutron irradiation
of particle detectors. The pool-type reactor core has an annular configuration with a diameter of
44 cm, 91 in-core positions for fuel elements and numerous irradiation positions. The samples
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Figure 1: Top layout of the ATLASPix2 chip where single pixel-pitch has been denoted with
the red rectangular boundary. The dashed red line indicates the lateral view reference where the
corresponding cross-section is shown (below).
(a) (b)
Figure 2: Micrographs of ATLASPix2 prototype chips: (a) fabricated at amsAG, and (b) fabricated
at TSI Semiconductors. In the batch produced by TSI, additional pads were added.
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were irradiated unbiased at the full reactor power (250 kW) with a uniform neutron flux of Φeq =
1.54×1012 neq/cm2, with an uncertainty of 10%. To reach the target cumulated fluences of 1×1015,
1.5×1015 and 2×1015 neq/cm2, irradiation steps spanned few tens of minutes (e.g. ∼10.84 minutes
for 1 × 1015 neq/cm2). As soon as the extreme activation dropped to acceptable levels (typically
∼10 mins after irradiation), samples were stored in a fridge to avoid any annealing effect. While
the ambient temperature at the reactor pool remained at ∼20 ◦C, the temperature of the irradiated
samples increased up to ∼40 ◦C due to the high radiation backgrounds [9].
Table 1: List of irradiated ATLASPix2 chips.
Sensor ID Foundry Fluence
[neq/cm2]
AP2-AMS-08 ams AG 1 × 1015
AP2-AMS-09 ams AG 1 × 1015
AP2-TSI-05 TSI 1 × 1015
AP2-TSI-11 TSI 1 × 1015
AP2-TSI-06 TSI 1.5 × 1015
AP2-TSI-24 TSI 1.5 × 1015
AP2-TSI-08 TSI 2 × 1015
AP2-TSI-17 TSI 2 × 1015
4 Electrical characterization
4.1 Experimental setup
The electrical characterization of the different samples has been performed in the clean-room of the
Department of Particle and Nuclear Physics (DPNC) of the University of Geneva with a Cascade
Microtech CM300 semi-automatic probe station [10]. This system provides high attenuation (> 120
dB) for precise low leakage current measurements and allows temperature probing in the range
between −60 ◦C and 200 ◦C. The chuck used to hold the dies is a Nickel-coated Aluminum plate
with a planarity of ±5 µm. Figure 3a shows the main components of the setup. In addition to the
probe-station itself, a parametric analyzer (model Keysight B1500) and a logical switching matrix
(model Keysight B2200A) are used. The Keysight B1500 can provide four Source Measure Unit
(SMU) channels with an accuracy of ±20 fA each. For the I-V measurements, a Keysight B1510A
High Power Unit provides a bias voltage accuracy of ±(0.018% + 30 mV) on the applied voltage
range (±200V). The accuracy of the current measurement depends on both the range of the current
and of the applied voltage, but the uncertainity of measured data is ±1% only for a nonirradiated
device. For the results presented in this paper, the reverse bias voltage was typically swept between
0 and 120 V.
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(a) (b)
Figure 3: (a) Probe-system used for the eletrical characterization. (b) Example of I-V curves for a
qualified ATLASPix2 chip.
The Capacitance-Voltage (C-V) measurements have been performed using a Multi-Frequency
Capacitance Measurement Unit (MFCMU). Since the MFCMU has a DC bias range limited to
±25V, a separate SMU was used for higher-range voltage sweeps with additional decoupling
capacitors. All C-V data have been acquired at 1 kHz with a ±100mV input AC-signal. The total
uncertainty of the C-V measurements includes the measuring instrument uncertainty, the discrete
component’s tolerances (used in the decoupling box) and the fitting errors to the C-V curves. This
total uncertainty is estimated to be ±20% of the reported values.
During the I-V measurements, all power lines of the readout electronics have been kept at their
nominal values: 1.8V for the digital (VDDD) and analog (VDDA) voltage supply, and 1V for the
analog front-end ground (VSSA). Figure 3b shows all different measured currents for a qualified
ATLASPix2 prototype.
4.2 Definition of breakdown voltage
From the I-V characteristics, the breakdown voltage Vbd is determined as the maximum bias voltage
for which K(I,V) < Vbd, with the adimensional function K(I,V) being defined as
K(I,V) = ∆I
∆V
· V
I
(4.1)
where I is the sensor reverse current, V is the applied bias voltage and ∆I/∆V is the slope of
the measured IâĂŞV curve. This definition is independent of the depletion voltage and especially
suitable for cases, where the leakage current shows a smooth and continuous rise due to defects
existing in the original wafer or introduced in the silicon lattice after irradiation [11]. A K-value
less than 1 corresponds to the ohmic state of the sensor before breakdown. The case K(I,V)  1
represents a real avalanche characteristics. In this paper, a K-value equal to 4 has been chosen for
the breakdown [12]. The error associated to the resulting breakdown voltage (Vbd) is determined
from the accuracy of the applied voltage and of the current sensing. Given the very high accuracy of
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current measurements in the range of interest, uncertainties in the breakdown voltage were mainly
driven by the step chosen for the voltage ramp, which goes up to 2 V. The worst-case value (±2V)
has been taken as an upper limit of Vbd for all measurements.
5 Results
5.1 Results before irradiation
(a) (b)
(c) (d)
Figure 4: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of non-irradiated
ATLASPix2 chips from two different foundries: AP2-AMS-09 (left) and AP2-TSI-05 (right). See
table 1 for a description of the samples.
As previously reported in [6], at near room temperature, the breakdown voltage for the ams
ATLASPix2 was found to be ∼50V, and ∼100V for the TSI ATLASPix2 version. The ATLASPix2
version produced by TSI shows a breakdown voltage in good agreement with the numerical TCAD
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simulation, estimated to be ∼120V. Selected samples of table 1 were probed by varying the chuck
temperature between 30 ◦C and −10 ◦C with a step of 10 ◦C and between −15 ◦C to −40 ◦C with a
step of 5 ◦C. The acquired leakage current data at different temperatures were then compared with
the Shockley Read-Hall (SRH) model prediction at a reference temperature, using formula 5.1,
I(T) = I(TR) ·
(
T
TR
)2
· exp
[
Eeff
2kB
(
1
TR
− 1
T
)]
(5.1)
where I(TR) is the reference leakage at 10 ◦C as in [6], Eeff the Si band gap (1.21 eV) [13] and
kB the Boltzmann constant. The SRH model is the simplest approach to the modeling of the
device leakage current as function of temperature, considering only the bulk generated current from
carrier generation and recombination. Any disagreement between the measurements and the SRH
prediction hints that leakage current from other sources than the bulk, such as surface leakage from
the oxide-silicon interface due to stress, are present in the device.
Figure 4 shows the I-V curves measured for both ams ATLASPix2 and TSI ATLASPix2. As
expected, the leakage current decreases with a lower temperature. ATLASPix2 chips from ams
production show a breakdown voltage of ∼50V, similar to the earlier of HV-CMOS sensors, the
ams ATLASPix1. Such an early breakdown in comparison to TCAD results could be the result
of a large process-induced surface damage present only in the ams chip. Measured data have
been fitted with the SRH model, using the reference temperature TR =0 ◦C (equation 5.1). Careful
observation in figure 4c shows little deviation from the SRH prediction at higher temperatures, and
supports the hypothesis that for the ams sample, surface damage is adding an extra leakage current
contribution. Figure 4b shows the current-voltage (I-V) characteristics of TSI processed samples.
While the leakage followed the decreasing trend with lower temperature, the sensor breakdown
voltage remained at around 100 V, as it was seen in [6]. It is worth noting that the breakdown
voltage is reduced at lower temperature due to an increased ionization rate [14].
The leakage current of the TSI samples was found to be ∼6-7 times smaller than for the ams
ATLASPix2. Arrhenius plot of the TSI sample (as found in figure 4d) shows a better agreement
between measured leakage current and the SRH prediction even for a bias voltage reference a few
volts before breakdown until 0 ◦C. At temperatures lower than −10 ◦C, the measured data clearly
deviated from the SRH predictions, and the same phenomenon is also observed for the ams samples.
At lower ambient condition, the mean free path of charge carriers increases and triggers earlier the
impact ionization process. Therefore, there has been an early avalanche-introduced breakdown
voltage for TSI ATLASPix2 prototypes at lower temperatures.
5.2 Results after irradiation
All eight ATLASPix2 samples from table 1 were sent for neutron irradiation to JSI and were then
measured in the clean room facility of the DPNC - University of Geneva under controlled ambient
conditions. As an example, figure 5 shows I-V curves for two prototypes of ATLASPix2 fabricated
in ams (AP2-AMS-09), and TSI (AP2-TSI-05), and irradiated to 1 × 1015 neq/cm2. In both cases,
the leakage increased by four orders of magnitude with respect to the data before irradiation. It
can be explained by the introduction of electrically active traps, generated by crystalline defects
produced by neutrons [12, 15, 18] and the surface damage increase due to background γ-rays,
present at the JSI beam-line [8]. For irradiated ams chips, a breakdown voltage beyond 60V
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(a) (b)
(c) (d)
Figure 5: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of ATLASPix2
chips from two different foundries irradiated to 1 × 1015 neq/cm2: AP2-AMS-09 (left) and AP2-
TSI-05 (right). See table 1 for a description of the samples.
is observed, slightly higher in comparison to the non-irradiated case. This can be explained by
interface states (introduced by irradiation) fill up with carriers, where an additional reverse bias
voltage is required to de-trap them before reaching the surface condition similar to a non-irradiated
chip and triggering a delayed avalanche breakdown. On the contrary, the breakdown voltage of the
TSI samples is measured to be 90V, 10V lower than a non-irradiated case. Before irradiation the
TSI chip has already shown a comparatively smaller leakage current than an ams prototype, hinting
to fewer surface interface traps from the production phase (a better surface condition). Despite the
irradiation-related uncertainties (fluence, self-heating), it is expected that the TSI samples would
still have a lower number of interface states in comparison to the ams samples after irradiation.
These comparatively fewer active interface-states would have led TSI chips to experience a lesser
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fill-up of carriers. Thus, a larger peripheral and bulk charge-carriers may cause an earlier avalanche
breakdown, where they drive into a device high electric field area near deepN−-well and P-substrate
(viz. figure 1).
After irradiation, the predictions from the Arrhenius model have been compared again with the
measured leakage current of both irradiated ams and TSI samples (figure 5c and 5d). Interestingly,
samples from both foundries show a good agreement for all measured temperatures, meaning the
leakage current increase after irradiation is mostly driven by thermionic emission process in the
bulk of the sensors.
(a) (b)
(c) (d)
Figure 6: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of two different
ATLASPix2 chips from TSI: AP2-TSI-06, irradiated to 1.5 × 1015 neq/cm2 (left) and AP2-TSI-17,
irradiated to 2 × 1015 neq/cm2 (right). See table 1 for a description of the samples.
Figure 6a and 6b show the I-V measurements of the TSI processed samples irradiated to
1.5 × 1015 and 2 × 1015 neq/cm2 neutrons at JSI. The breakdown voltage is reduced by a few volts
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(∼85V) with regard to the TSI samples irradiated to 1×1015 neq/cm2 neutrons. More interface states
are formed with higher irradiation fluences (by γ-rays) and therefore leads to an early avalanche
breakdown. The leakage current of the TSI sample increases by a factor of 4 × 104 and 8 × 104
respectively, regarding the non-irradiated case compared to the irradiated cases with 1.5× 1015 and
2 × 1015 neq/cm2 neutrons. A clear agreement between the Arrhenius model and the measured
leakage data at different temperatures (as seen in figure 6c and 6d) is observed, again showing the
bulk generated current remain dominant after irradiation.
Table 2: Summary of the electrical characteristics of irradiated ATLASPix2 with JSI neutron at
−10 ◦C.
Fluence TID Device ID Jlk α∗ Vbd
[neq/cm2] [Mrad] [µAcm−2] [×10−17A/cm] [V]
1 × 1015 1.1
AP2-AMS-08 (35.12 ± 0.09)@64 V (2.30 ± 0.35)@50V 66 ± 2
AP2-AMS-09 (26.22 ± 0.08)@66 V (1.62 ± 0.25)@50V 68 ± 2
AP2-TSI-05 (31.31 ± 0.08)@88 V (1.74 ± 0.50)@80V 90 ± 2
AP2-TSI-11 (38.77 ± 0.09)@88 V (2.31 ± 0.57)@80V 90 ± 2
1.5 × 1015 1.65 AP2-TSI-06 (54.44 ± 0.09)@86 V (2.20 ± 0.56)@80V 88 ± 2
AP2-TSI-24 (60.34 ± 0.09)@88 V (2.21 ± 0.53)@80V 90 ± 2
2 × 1015 2.2 AP2-TSI-08 (72.35 ± 0.10)@86 V (2.24 ± 0.58)@80V 88 ± 2
AP2-TSI-17 (100.51 ± 0.10)@86 V (3.18 ± 0.80)@80V 88 ± 2
(a) (b)
Figure 7: Measured I-V curves of the TSI ATLASPix2 samples, irradiated with JSI neutron at
the different fluences (left) and measured C-V curves of same samples at different fluences (right).
Zoomed inset of the C-V plot shows the plateau seen due to lateral depletion.
Table 2 summarizes the electrical characterization data of all irradiated samples. While the
leakage current density (Jlk) includes contributions from both the bulk and the peripheral current,
the damage constant α∗ provides information about the irradiation effects in the active pixel volume.
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The damage constantα∗, as defined in [20] to deal with highly irradiated sensors where full depletion
cannot be achieved, is just dependent on the chip thickness. In our case the usage of α∗ is considered
to be more appropriate than α due to the absence of dedicated edge-TCT measurements for the
estimation of the depletion depth (needed for the calculation of α). The values shown in Table 2
are in reasonable agreement with those observed in other irradiated devices not subject to a high
temperature annealing process [15, 20].
Figure 7a shows the comparative I-V plots of the TSIATLASPix2 sensors, irradiated at different
accumulated fluences and measured in -10 ◦C steps. The leakage current increased with a higher
fluence received. Again, the γ-rays present at JSI neutron beam increase the density of interface
states. Bulk trap-density also increases with exposure to neutrons and modifies the effective doping
concentrations. Consequently, as previously explained, a smaller avalanche-driven breakdown
voltage was observed for samples exposed to higher fluences.
The introduction rate of traps is proportional to the received fluence and affects the substrate
effective doping concentration and therefore the electric field distribution under bias, thus affecting
the depletion voltage. In this context, C-V measurements were made for different TSI ATLASPix2
samples. Figure 7b comprises the measured C-V data for TSI samples, irradiated with different
fluences. Because of the larger sensor thickness (220 µm to 254 µm) in comparison to the expected
depletion depths of tens of microns [6] for our samples, no plateau after full depletion can be
observed. For higher neutron fluences (1.5× 1015 and 2× 1015 neq/cm2), a sort of plateau observed
in the 10V to 15V reverse bias range that perhaps denotes the lateral depletion (figure 7b). Per-pixel
capacitance is found to be approximately 100 fF.
5.3 Annealing
It is foreseen that the installed detectors at the HL-LHC will experience annealing during the
required periodic shutdowns. To understand the annealing-driven effects on these sensors, a
systematic study by accelerated annealing was performed. From irradiation, interstitial and vacancy
defects are typically formed within the sensor. During the annealing process, several kinds of
recombination happen: Frenkel pair recombination, multi vacancy andmulti interstitial combination
and combination of more complex defects [15]. The first two types are typically very mobile and can
be cured at room temperature in a short period. The recombination of complex defect rather requires
a longer time and affects adversely the sensorâĂŹs leakage current, the depletion voltage, andCharge
Collection Efficiency (CCE). The accelerated annealing process at an elevated temperature helps
to mitigate vacancies and defects, acts as the beneficial annealing initially by reducing the leakage
current and the depletion voltage. However, acceptor removal is also dependent on annealing time
and temperature and may trigger the reverse effects, as detailed in [16, 17]. The damage constant
rate, α, can be corrected for room temperature annealing from accelerated annealing using the
model proposed in [15],
α(t,Ta) = α1 exp
(
− t
τ1(Ta)
)
+ α∗0 − β ln
(
Θ(Ta) tt0
)
(5.2)
where α(t,Ta) is evaluated at a time t and annealing temperature Ta, and t0 is the initial annealing
period, fixed to 1min. The model consists of an exponential term related to bulk effect and a
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logarithmic term related to surface effects. The correction factor Θ(Ta) is used to quantify the
damage constant rate α below 21 ◦C, and is computed from the following equation:
Θ(Ta) = exp
[
−Eeff
kB
(
1
Ta
− 1
Tref
)]
(5.3)
Table 3: Table 3: Fit parameters of current annealing at different annealing temperatures.
Ta α1 τ1 α0 β
[ ◦C] [×10−17A/cm] [min] [×10−17A/cm] [×10−18A/cm]
21 1.23 1.4 × 104 7.07 3.29
60 1.26 94 4.87 3.16
80 1.13 9 4.23 2.83
Table 4: Summary of the four applied accelerated annealing steps and corresponding equivalent
annealing times at 20 ◦C.
Annealing stage Temperature Duration Equivalent annealing at 20 ◦C
1st stage 60 ◦C 80 min ∼18 days
2nd stage 80 ◦C 30 min ∼53 days
3rd stage 80 ◦C 120 min ∼288 days
4th stage 80 ◦C 300 min ∼634 days
An effective activation energy Eeff of 1.21 eV for irradiated Si was used, following [13]. The
temperature steps for the study were carefully chosen since it has been observed that MCz P-type
substrate (used in our prototypes) experiences reverse annealing for an annealing treatment beyond
400 ◦C [18]. The first annealing stepwasmade at 60 ◦C for 80min for all irradiated samples of table 1
and in later steps, selected irradiated samples from the 1st stage annealing were further treated with
accelerated annealing process at 80 ◦C for 30min, 120min and 300min successively. All necessary
values of α1, α∗0, β and time constant, τ1 for equation 5.2 were taken for the corresponding annealing
temperature, as can be found in table 3. These values were selected because of a better agreement
with years-long annealing data of silicon sensors at the LHC [19] than the recommended values
proposed in [15]. The equivalent annealing time at near room temperature (20 ◦C) from the applied
accelerated annealing has been shown in table 4 by numerically solving the equations 5.2 and 5.3.
5.3.1 First stage annealing (60 ◦C for 80 min)
All the neutron-irradiated samples were annealed on the thermal chuck of CM300 at 60 ◦C for
80 min in the first stage. Table 5 summarizes the data obtained from the I-V characterizations
after annealing. Figure 8 shows the I-V behavior of ams (AP2-AMS-09) and TSI (AP2-TSI-05)
prototypes irradiated up to 1 × 1015 neq/cm2 neutrons and treated with first stage accelerated
annealing. Interface states and traps recovery by accelerated annealing led to a leakage current
decrease and a lower value of the damage constant rate α∗ is obtained. The interface states recovery
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and the effective doping concentration reduction by the first stage of accelerated annealing possibly
helped to delay the avalanche process for TSI sample and improve the breakdown voltage by a few
volts.
Table 5: Electrical characteristics of irradiated ATLASPix2 samples after the 1st annealing stage
(60 ◦C for 80 min). The last column indicates the total cumulated equivalent annealing time at
20 ◦C.
Fluence Device ID Jlk α∗ Vbd Equiv. cum.
[neq/cm2] [µAcm−2] [×10−17 A/cm] [V] ann. at 20 ◦C
1 × 1015
AP2-AMS-08 (30.14 ± 0.09)@62 V (1.85 ± 0.25)@50V 64 ± 2
∼18 days
AP2-AMS-09 (18.52 ± 0.08)@64 V (1.28 ± 0.15)@80V 64 ± 2
AP2-TSI-05 (22.35 ± 0.08)@92 V (1.17 ± 0.28)@80V 94 ± 2
AP2-TSI-11 (29.94 ± 0.08)@92 V (1.60 ± 0.37)@80V 94 ± 2
1.5 × 1015 AP2-TSI-06 (45.37 ± 0.09)@92 V (1.57 ± 0.29)@80V 94 ± 2AP2-TSI-24 (44.30 ± 0.09)@92 V (1.57 ± 0.30)@80V 94 ± 2
2 × 1015 AP2-TSI-08 (67.20 ± 0.10)@92 V (1.81 ± 0.35)@80V 94 ± 2AP2-TSI-17 (97.59 ± 0.10)@90 V (2.91 ± 0.60)@80V 92 ± 2
In contrast, the annealing treatment of the ams prototype enhanced the already present surface
leakage by recovering the interface states. These carriers were triggering the ionization process at
a relatively low reverse bias and so, the breakdown voltage of ams candidate is reduced by a few
volts in comparison to data reported before annealing. The good agreement of measured data for
annealed samples to the Arrhenius predictions is visible though in figure 8c and 8d.
I-V curves of TSI samples (AP2-TSI-06 and AP2-TSI-17, irradiated with 1.5 × 1015 and
2 × 1015 neq/cm2 JSI neutrons respectively) after the 1st stage annealing treatment are shown in
figure 9a and 9b. The leakage current has been improved by 5 to 10% after the first stage annealing
treatment and thus, lower values for α∗ are reported (table 5). The breakdown voltage has also been
improved by a few volts for these samples. In reference to the section 5.2, the Arrhenius predictions
have already been in good agreement with the measurements just after irradiation (before annealing)
because the peripheral current becomes negligible in comparison with the increased bulk current.
The expected recovery of some radiation-induced defects (both surface and bulk-damage) from the
accelerated annealing leads to an improved agreement between the Arrhenius predictions and the
measured data, as seen in figure 9c and 9d.
5.3.2 Second stage annealing (80 ◦C for 30 min)
The second stage accelerated annealing was performed on selected candidates from the samples of
first stage annealing. Candidates were chosen by cumulative fluence and processing foundry (ams
and TSI). Samples were treated for 30min at 80 ◦C in the second stage, and a summary of the I-V
characteristics can be found in table 6. The leakage current improved by ∼30% at this stage with
respect to the first stage accelerated annealing.
Figure 10 shows the I-V characteristics measured on TSI samples (irradiated with different
fluences of neutron) after the second stage of accelerated annealing. The breakdown voltage tends
to improve by a few volts due to the same reason of recovering the interface states and traps by
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(a) (b)
(c) (d)
Figure 8: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of ATLASPix2
chips from two different foundries, both irradiated to 1×1015 neq/cm2 and then annealed at 60 ◦C for
80 min: AP2-AMS-09 (left) and AP2-TSI-05 (right). See table 1 for a description of the samples.
Table 6: Electrical characteristics of irradiated ATLASPix2 samples after the second annealing
stage (80 ◦C for 30 min). The last column indicates the total cumulative equivalent annealing time
at 20 ◦C.
Fluence Device ID Jlk α∗ Vbd Equiv. cum.
[neq/cm2] [µAcm−2] [×10−17 A/cm] [V] ann. at 20 ◦C
1 × 1015 AP2-AMS-09 (12.17 ± 0.08)@60 V (0.92 ± 0.11)@50 V 62 ± 2
∼71 daysAP2-TSI-05 (16.32 ± 0.08)@94 V (0.86 ± 0.17)@80 V 96 ± 21.5 × 1015 AP2-TSI-06 (30.05 ± 0.08)@92 V (1.19 ± 0.18)@80 V 94 ± 2
2 × 1015 AP2-TSI-17 (86.99 ± 0.10)@94 V (2.36 ± 0.38)@80 V 96 ± 2
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Figure 9: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated
ATLASPix2 chips: AP2-TSI-06 (irradiated to 1.5× 1015 neq/cm2, left) and AP2-TSI-17 (irradiated
to 2 × 1015 neq/cm2, right). Both chips were annealed at 60 ◦C for 80min after irradiation. See
table 1 for a description of the samples.
annealing treatments. The surface conditions for TSI samples helped to trigger a delayed impact
ionization. The corresponding Arrhenius plots also shows a good agreement for the measured data
with the thermionic generation model.
C-V data shown in figure 11 measured after the second stage annealing for an AC signal of
100mV and a 1 kHz frequency. They are quite comparable to the data seen before annealing,
meaning there is no additional effect from these annealing treatments up to this second stage.
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Figure 10: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated
ATLASPix2 chips: AP2-TSI-05 (irradiated to 1 × 1015 neq/cm2, left), AP2-TSI-06 (irradiated to
1.5 × 1015 neq/cm2, center) and AP-TSI-17 (irradiated to 2 × 1015 neq/cm2, right). All chips were
annealed at 60 ◦C for 80 min and 80 ◦C for 30 min successively after irradiation. See table 1 for a
description of the samples.
5.3.3 Third stage annealing (80 ◦C for 120 min)
Same selected samples used for second stage of accelerated annealing were further annealed for
120min at 80 ◦C in the third stage. The summary of I-V characterizations is reported in table 7. The
breakdown voltage increased by few volts for sample AP2-TSI-17 after the third stage annealing,
as expected. Figure 12 shows the measured I-V data of the TSI samples after the third stage
annealing, where Arrhenius predictions are still in good agreement (irrespective of the fluence)
with the measured data.
5.3.4 Fourth stage accelerated annealing (80 ◦C for 300 min)
Samples treated with third stage annealing were again treated for a 300min long accelerated
annealing at 80 ◦C in the fourth stage. There was no sign of full depletion for the C-V data of TSI
prototypes, reported in figure 13. However, the lateral depletion has still been seen at ∼14V for the
sample AP2-TSI-17 (irradiated with 2 × 1015 neq/cm2 neutrons).
Table 8 summarizes all electrical characteristics of the selected samples after the fourth stage
annealing. I-V measured at different ambient conditions and the corresponding Arrhenius plots
can be found in figure 14. TSI sampleâĂŹs breakdown after the fourth stage annealing is almost
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Figure 11: Measured C-V curves of several ATLASPix2 chips, irradiated to different fluences and
then annealed at 60 ◦C for 80 min and 80 ◦C for 30 min successively. Measurements were taken at
−10 ◦C. See table 1 for a description of the samples.
Table 7: Electrical characteristics of irradiated ATLASPix2 samples after the third annealing stage
(80 ◦C for 120 min). The last column indicates the total cumulative equivalent annealing time at
20 ◦C.
Fluence Device ID Jlk α∗ Vbd Equiv. cum.
[neq/cm2] [µAcm−2] [×10−17 A/cm] [V] ann. at 20 ◦C
1 × 1015 AP2-AMS-09 (11.07 ± 0.08)@60 V (0.80 ± 0.09)@50 V 62 ± 2
∼359 daysAP2-TSI-05 (13.98 ± 0.08)@94 V (0.73 ± 0.15)@80 V 96 ± 21.5 × 1015 AP2-TSI-06 (26.96 ± 0.08)@94 V (0.95 ± 0.16)@80 V 96 ± 2
2 × 1015 AP2-TSI-17 (64.89 ± 0.09)@96 V (1.69 ± 0.22)@80 V 98 ± 2
100V (irrespective of the irradiation fluence), as it was seen for TSI non-irradiated prototypes,
meaning beneficial annealing played the major role in all annealing stages. A few volts lower
breakdown voltage has been observed for the ams sample (table 8) in comparison to the first stage
accelerated annealed data (table 5). This can be explained from the peripheral current of ams
sample. The interface states and traps are recovered by accelerated annealing and the peripheral
current contributes to trigger an early impact ionization.
Figure 13b summarizes the improvement of leakage current related damage rate, α∗ in cor-
respondence to the equivalent near room temperature annealing (20 ◦C) (numerically calculated).
The very first α∗ values for samples of different fluences are representative to the leakage current
after irradiattion but before applied annealing steps.
It is worth noting that α∗ has been decreased by a factor of 2 for prototypes (exposed to all
fluences). The α∗ values are, within uncertainties, in very good agreement with the exponential-
logarithmic model of leakage current [15]. The ams chip shows a larger damage constant at 50V for
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Figure 12: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated
ATLASPix2 chips: AP2-TSI-05 (irradiated to 1 × 1015 neq/cm2, left), AP2-TSI-06 (irradiated to
1.5× 1015 neq/cm2, center) and AP2-TSI-17 (irradiated to 2× 1015 neq/cm2, right). All chips were
further annealed at 80 ◦C for 120 min after second stage accelerated annealing. See table 1 for a
description of the samples.
Table 8: Electrical characteristics of irradiated ATLASPix2 samples after the fourth annealing
stage (80 ◦C for 300 min). The last column indicates the total cumulative equivalent annealing time
at 20 ◦C.
Fluence Device ID Jlk α∗ Vbd Equiv. cum.
[neq/cm2] [µAcm−2] [×10−17 A/cm] [V] ann. at 20 ◦C
1 × 1015 AP2-AMS-09 (9.45 ± 0.08)@58 V (0.67 ± 0.07)@50 V 60 ± 2
∼993 daysAP2-TSI-05 (11.48 ± 0.08)@94 V (0.61 ± 0.11)@80 V 96 ± 21.5 × 1015 AP2-TSI-06 (22.12 ± 0.08)@94 V (0.78 ± 0.12)@80 V 96 ± 2
2 × 1015 AP2-TSI-17 (46.07 ± 0.09)@96 V (1.18 ± 0.17)@80 V 98 ± 2
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Figure 13: Measured C-V surves of JSI neutron irradiated TSI ATLASPix2 samples of different
fluences after fourth stage accelerated annealing. Data measured with 1 kHz small AC signal at
−10 ◦C (left). Cumulative annealing effects for the damage constant rate α∗ at 20 ◦C (right). Data
measured for a reverse bias of a 10V before than Vbd: ams sample at 50V and TSI prototypes at
80V.
1 × 1015 neq/cm2 neutrons irradiation (figure 13b). In fact, the data for TSI chip has been reported
for a higher reverse bias, 80V. Peripheral current in the ams chip would have contributed to this
visible discrepancy.
6 Conclusions
Electrical characterizations have been extensively performed on ATLASPix2 prototypes produced
by both ams AG and TSI Semiconductors on MCz 20 Ω · cm P-type substrate. TSI produced
ATLASPix2 prototypes appeared better than ams samples in terms of leakage current and breakdown
voltage. Non-irradiated TSI samples reported breakdown voltage at greater than 100V, very well
in agreement with 180 nm HV-CMOS technology design standards. In contrast, ams ATLASPix2
samples reported a breakdown voltage of 50V before irradiation, as seen in their predecessor, the
ATLASPix1. The leakage current of TSI samples before irradiation were found to be a fraction of
nA/cm2 at −10 ◦C, which is a factor of 5 to 6 less than for the ams prototypes. SRH prediction
before irradiation shows a good agreement with the measured data (up to 0 ◦C) for TSI prototypes
and the disagreement seen at the lower temperatures has been driven by carrier ionization rate
increase.
To understand the radiation hardness property of the ATLASPix2 sensor-diodes, samples from
both foundries were irradiated up to 2×1015 neq/cm2 neutrons. After irradiation, measured I-V data
for the samples of both foundries were found in good agreement with the SRH model (irrespective
of the cumulated fluences), meaning the effect of surface current and ionization rate increase at
lower temperature become less significant. The leakage current of TSI samples is a factor of two
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Figure 14: Measured I-V curves (top) and corresponding Arrhenius plots (bottom) of irradiated
ATLASPix2 chips: AP2-TSI-05 (irradiated to 1 × 1015 neq/cm2, left), AP2-TSI-06 (irradiated to
1.5× 1015 neq/cm2, center) and AP2-TSI-17 (irradiated to 2× 1015 neq/cm2, right). All chips were
further annealed at 80 ◦C for 300 min after third stage accelerated annealing. See table 1 for a
description of the samples.
less than for ams AG prototypes at any respective reverse bias (earlier than avalanche breakdown).
For prototypes from both foundries irradiated at a higher fluence, the leakage current increases, as
expected. It is also worth noting that the radiation hardness property of pixel-electronics has been
beyond the scope of this paper, that would require additional functional-tests.
Irradiation induces surface interface states and bulk-traps, which help to seize peripheral
carriers and delay the impact ionization process, as observed in ams AG samples. Thus, the
breakdown voltage has been improved by around 10V after irradiation. In the case of irradiated
TSI prototypes, an early breakdown voltage driven by impact ionization effect (10 to 20V less) is
observed in comparison to non-irradiated samples. C-V data measured at irradiated samples shows
a few hundreds of fF, are comparable to an initial two-dimensional TCAD simulation result. The
lateral depletion plateau has also been seen for samples of higher irradiation fluences (1.5 × 1015
and 2 × 1015 neq/cm2 neutrons) at 15V, determining the minimal reverse bias required for the
sensor operation to obtain a full depletion laterally around the pixel diodes.
In an aim to study the annealing impact on ATLASPix2 prototypes, a systematic annealing
study has been performed on prototypes of both foundries. Four stages of accelerated annealing
applied for ATLASPix2 prototypes, where the cumulative equivalent time can be estimated to∼33.1
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months-long room temperature annealing (20 ◦C). Beneficial annealing seems to play the major role
as leakage related damage-rate (α∗) decreased even after the fourth stage of accelerated annealing.
The breakdown voltage for all samples shows a trend to reach its non-irradiated condition, as
expected from annealing driven damage recovery. The lateral depletion observed in C-V data (after
annealing treatments) has been seemed unaffected. A dedicated C-V measurement of a thinner
sensor (comparable to the actual depletion depth) may give a better picture of what can happen at
full depletion, and it is yet to be investigated.
Regardless of uncertainties, primarily those in the irradiation fluences, depleted volumes and
annealing conditions, which would have an impact on the measured values, the leakage current
behavior of TSI samples did not show anomalous deviations from the theoretical expectations. The
breakdown voltage remained greater than 85V for the highest fluence of neutrons considered within
this study. The electrical properties variation through annealing are dominated by the beneficial
kind, for a length of time corresponding to a scenario where sensorsmay remain at room temperature
for more than two years in a foreseen long shutdown.
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